

# Front-end electronics for the TPC in ILD; a status report April 2014

V. Hedberg, L. Jönsson, B. Lundberg, U. Mjörnmark, A. Oskarsson, L. Österman

Lund University, Lund, Sweden

G. De Lentdecker, Y. Yang

Université libre de Bruxelles, Brussels, Belgium

F. Zhang

Hubei University of Technology, Wuhan, China

## Abstract

A high resolution TPC is the main option for a central tracking detector at the future International Linear Collider (ILC). It is planned that the MPGD (Micro Pattern Gas Detector) technology will be used for the readout. A Large Prototype TPC at DESY has been used to test the performance of MPGDs in an electron beam of energies up to 6 GeV. The first step in the technology development was to demonstrate that the MPGDs are able to achieve the necessary performance set by the goals of ILC. For this 'proof of principle' phase, the ALTRO front-end electronics from the ALICE TPC was used, modified to adapt to MPGD readout. The proof of principle has been verified and at present further improvement of the MPGD technology is going on, using the same readout electronics. The next step is the 'feasibility phase', which aims at producing front-end electronics comparable in size (few  $mm^2$ ) to the readout pads of the TPC. This development work is based on the succeeding SALTRO16 chip, which combines the analogue and digital signal processing in the same chip. This report summarizes the status of this work as of April 2014 and discusses how the experiences made so far can be exploited to improve the final readout electronics.



## 2 The SALTRO16 Chip and the Carrier Board

The SALTRO16 readout system is schematically shown in Figure 1 for one pad module. It is a highly advanced development project, which includes several subsystems like the Carrier Board, the MCM-board, the Low Voltage Board, the Detector Control Boards, the Serial Readout and the Monitoring. A complication is that these subsystems are not independent but has to be developed in parallel. In order to facilitate testing and debugging of the various subsystems, it has in some cases been necessary to construct prototype systems to avoid complications due to the requirements of compactness or due to other constraints. The Carrier Board and the MCM-board are especially challenging due to the tight space limitation and the high precision required. The project has to be performed in collaboration with industry, which has the necessary competence and experience. Due to the limited number of chips existing, the unknown chip yield and their high costs we have to take extreme care not to make any design errors and in the choice of industry partner in order to minimize the loss due to fabrication failures. In the course of the development work, new ideas and solutions have been considered, that have led to improvements but also in some cases meant delays.

The SALTRO16 chip combines the analogue and digital signal processing of the incoming information. The silicon die itself is  $8.7 \times 6.2 \text{ mm}^2$  and contains 16 readout channels which equals an occupancy of  $3.37 \text{ mm}^2$  per channel. The new chip can be turned off when no signals are expected, which reduces the power consumption and demands for cooling drastically.




Figure 2: A Carrier Board with bonded SALTRO-chip (top-left) and a blow up of one corner (left-bottom), where the bonding wires can be seen. To the right the bottom side is shown with small tin balls applied.

The alternative of using packaged chips is not a realistic choice since it requires too much space on the pad board in order to give small enough pad sizes, although testing, mounting and service would be




Figure 3: *Test Set-Up for tests of SALTRO-chips mounted on Carrier Boards.*

simpler. Due to the uncertainty in the yield it is unrealistic to assemble untested dies directly on a pad module and expect that all chips will work. Instead the dies will be mounted on Carrier Boards, only slightly bigger than the chips themselves, which simplifies the handling and allows individual chips to be tested. The size of the Carrier Boards is  $12.0 \times 8.9 \text{ mm}^2$ , which also includes space for bonding wires and some passive components. Eight of these carrier boards are mounted on one so called Multi Chip Modules (MCM) (see Section 4), using BGA soldering techniques.

A number of 250 Carrier Boards has been delivered and for test pupose three SALTRO-chips have been bonded onto Carrier Boards. There are more than 200 bonding wires per board and the bonding procedure has to be very accurate, because of several bridge-overs, which require customized wire settings and fine tuning of the positioning due to the tightness. The application of small tin balls on the bottom side of the board has been successfully accomplished. The top side of the board will be covered by an epoxy layer. Figure 2 shows such a board before the application of the epoxy layer.

### 3 The Test Set-Up

For functionality tests of SALTRO16-chips mounted on Carrier Boards, a Test Set-Up has been assembled, as shown in Figure 3. The boards are placed in a test socket into which the Carrier Board fits exactly. The Test Socket is a commercially available, high technology product, which had to be customized to fit our BGA pattern and chip dimension. There are spring loaded probe pins guided by small holes in the bottom of the Test Socket, which make contact with the tin balls on the bottom surface of the Carrier Board. In order to secure sufficient contact of the 208 probe pins, a fairly strong force has to be applied from above. The thin layer of epoxy protects the chip, bondwires and passive components on the Carrier Board. For testing, this epoxy glob has to have a flat surface to distribute the force evenly over the whole surface. The application of the epoxy layer has caused more problems than expected. In order to arrive at a satisfactory result various epoxy materials are being tried out




Figure 4: *The MCM-board top surface (left, green) and bottom surface (right, red)*

as well as different application procedures and modifications of the moulding frame. The pins connect from the solder balls to the Test Socket Board, which has a matching BGA-grid and provides an interface between the Test Socket and pin grid array (PGA) socket on the CERN SALTRO test board, which was used to characterize the first packaged SALTRO16-chips. The functionality of the CERN SALTRO test board has been verified using a packaged SALTRO-chip.

## 4 The MCM-Board

The Carrier Boards will be mounted onto the MCM-boards by soldering of the small tin balls on the back side of the carrier board, organized in a so called BGA foot-print. Figure 4 shows the layout of the two sides of an MCM-board.

The advantages in placing the electronics components on separate boards, compared to soldering them directly onto the pad board, are listed below.

- Trace routing from the pads to the SALTRO chip becomes simpler since translational routing will essentially only be necessary at the edges of the pad module;
- With fewer or no active electronics components on the pad board it will be easier to design;
- Changes during the electronics prototyping will be cheaper and easier to implement and test;
- The interface between the SALTRO-part and the controller/readout-part is well defined;
- The trace routing on the plug-in board will be easier compared to the trace routing in the case all the electronics components are placed directly on the pad board. The pad board will need less layers;
- It moves heat away from the TPC endplate;
- It facilitates service. A malfunction in the readout chain can be fixed by replacing the electronics board instead of dismounting the whole pad board.





of the MPGD system and cooling of the electronics so that the available area for electronics is further reduced.

The design of the MCM-board is essentially ready but will be redesigned in so called High Density Interconnect (HDI) technology. This allows for a higher routing density, for both signals and voltage supply, compared to conventional PCB design. A reduction in the number of layers, from the current 20 layers to maybe 10, can be envisaged. Vias can be made as small as 25-50  $\mu m$  by laser drilling. This technology also offers the possibility to mount components, electrical or mechanical, into cavities in the PCB, which are covered with one or more dielectric layers. The components are, thus, embedded into the PCB and the surface is essentially left free for surface mounting of readout chips. This will be a valuable exercise for the final design. If this technology is applied to the pad plane it might offer a solution to integrate the cooling into the PCB by including a layer of RO4000 hydrocarbon ceramic laminate, which has a high thermal conductivity and is compatible with multilayer PCB construction. Such solutions have to be discussed and developed together with the relevant PCB manufacturers.

We plan to produce a mock-up system to check that the mounting of the components and connectors on the MCM-board does not lead to unexpected difficulties and that the various parts fit together.

## 4.1 The CPLD

The heart of the readout system on the MCM-board is the CPLD chip. There are four types of communication between the DAQ and the individual channels of an SALTRO16 chip.

- Send a command;
- Write data to a register;
- Read data from a register;
- Read the data of an event.

Most of these operations are concurrent during data taking and the control of the operations is handled via a serial link. Other controls on the MCM, which are done by the CPLD, are:

- The 8 bits for configuring the SALTRO16 preamp/shaper;
- Controlling the power pulsing of the SALTRO chip;
- Sending error and status messages to the DAQ

Tasks that do not need to involve the CPLD are foreseen to be done via the I2C communication from the 5to1-board through the LV-board. These operations include:

- Control the DAC for setting the pre-amplifier decay time and the SALTRO reference voltages;
- Reading the temperature sensors.

The CPLD will have two I2C interfaces, one for programming the CPLD, and one in the case we decide to communicate with the CPLD via the I2C as well.

The firmware for the CPLD is being developed by a group from Université Libre de Bruxelles (Belgium) and Hubei University of Technology (China).

## 4.2 The MCM Development Board

The MCM-board is a very dense board and not ideal for testing and debugging its performance. We have therefore produced an MCM Development Board, in a size of  $210 \times 145 \text{ mm}^2$ , suitable for lab work. It is a stand alone board, containing only one SALTRO-chip in QFP package but also the necessary voltage regulators. Several testpoints and connectors allow for connection to a logic analyzer. The MCM Prototype Board is an 8-layer board of which 3 layers are signal layers and 5 power layers. This indicates the complexity of the power lines due to the many different power levels which are needed.

Three MCM Development Boards have been produced and the firmware for the CPLD has been installed. They have then been sent to Brussels, where the communication of the CPLD with the SRU has been verified. The packaged SALTRO-chips will be soldered and tests of the full communication will be performed. After this they will be distributed to the Lund-, Brussels- and Wuhan, where identical systems are set-up to improve the firmware of the CPLD (Brussels/Wuhan) and the Scalable Readout Unit (Wuhan), and to debug the system (Lund). The Scalable Readout Unit (SRU) will be described in section 6. The MCM-development board is shown in Figure 6.




Figure 6: *The MCM Development Board.*

## 5 The DAQ-system

For the readout of the MCM-boards and communication to the DAQ we will use serial readout. The functionality needed locally in the vicinity of the MCM-board is the serial to parallel conversion of the downloaded data and the parallel to serial conversion of the uploaded (readout) data. This is accomplished by the CPLD chip.

Serial high speed readout has become possible with the development of a new generation of FPGA's that provide serial interfaces supporting data rates of several Gbit per second. A rather general purpose serial connection suitable for many experiments is the SRU (Scalable Readout Unit) developed in RD51. We plan to use the SRU to directly communicate with the MCM via the Data Trigger Control



(DTC) link, which contains clock, trigger/control and data. However, this requires that the FPGA firmware on the SRU is modified to include also the customized communication to and from the MCM. The MCM Development Board is used to test the firmware and to establish the communication between the SALTRO16-chips and the SRU.

## 6 The SRU

One SRU can handle 40 MCM-boards. The DTC protocol uses the four pairs of leads in the RJ45 cable for the fast signals. The solution reading the MCM-boards directly to the SRU is the cheapest as it uses the least new hardware.

There are two readout possibilities of the SRU, either the ALICE DATE with the DDL optical link or direct readout using optical ethernet.

One SRU with power box and cables have been purchased and the first tests have been successfully performed in Brussels. Thus, the communication between the SALTRO-chip and the CPLD was established as well as with the SRU. Although data could be read out, using the DDL optical link, it turned out that the data were corrupt, since the firmware for the SRU was not adapted to our system. To avoid being dependent of the ALICE DATE DDL libraries, the ethernet option is preferred.

## 7 The Low-Voltage Board




Figure 7: *The concept of the LV-board (left) and five LV-boards mounted directly on the MCM-boards of one module (right).*

The LV-board provides low voltage for five MCM-boards. Each MCM-board requires eight different voltage levels and thus the LV-board contains  $8 \times 5 = 40$  voltage regulators. The communication with the CPLD and the I2C bus on the MCM is transmitted through the LV-board. There are five LV-boards per pad module. The board contains I/O registers to switch on/off the regulators, ADCs to monitor voltages and currents, and a temperature sensor.

The overall layout of the LV-board is ready and shown in Figure 7 (left). The maximum width of the board is limited by the dimensions of the module and the minimum width is given by the positioning of the connectors to the MCM-boards, which in turn depends on the layout of the cooling pipes. The final dimensions and layout, thus, still have to be fixed before the design can be completed. The LV-boards are connected to the MCM-board via the adaptor board. No cables will be used, which probably simplifies and speeds up the assembly procedure, as will be tested with the mock-up system. Such a system is also favorable from a noise point of view. A schematic view of a module with five mounted LV-boards are shown in Figure 7 (right).

## 7.1 The Low-Voltage Prototype Board

The LV Prototype Board provides voltage for one MCM-board and is used to debug the design of the LV-board. Further it will provide voltage and some configuration to the Test Set-Up for testing the SALTRO16-chips on the Carrier Boards. The LV Prototype Board is ready and has been used to verify the I2C communication with the Detector Control Boards (see Section 8) and the Test Socket Board to be used in the Test Set-Up. The board can be seen in Figure 8.




Figure 8: *The LV Prototype Board.*

## 8 The Detector Control System

In order to control and monitor the LV-boards and the MCM-boards, we have designed two boards, a master control and one slave module (called 5to1) both containing microprocessors. The slave module contains one microprocessor per LV-board for one pad module. The master board contains one microprocessor only, which can communicate with up to four 5to1 boards. A schematic view of the system is shown in Figure 9 (left) together with the corresponding boards (right). The boards are ready and have been successfully tested.

We plan to monitor about 700 parameters from the LV- and MCM-boards per module. For this we are proposing to use DOOCS, which is already used by the DESY LCTPC-group with good experience. Oliver Schäfer from Rostock University has agreed to install our system into DOOCS. Software for the system is currently being developed.




Figure 9: A schematic view of the Detector Control System (left) and the corresponding boards (right).




Figure 10: The layout of the MCM-boards on a pad module with spaces for HV connectors and cooling indicated.

## 9 Readout of a Pad Board

Figure 10 shows how 25 MCMs are arranged on a pad panel in a 5x5 matrix, which thus contain  $128 \times 25 = 3200$  channels in total. This is consistent with a pad size of about  $1 \times 8.5 \text{ mm}^2$ . The layout leaves some space on the sides as well as on top and bottom for the connection of HV-cables and cooling pipes, although the limited space probably will call for some innovative solutions.

## 10 Mechanics

The aim is to find a solution that satisfies the needs of everything that has to be attached to the padplane (electronics, HV-cables, cooling etc.) The first ideas on a support structure for the electronics are illustrated in Figure 11. It is an Aluminum structure with grooves in the side walls to guide the LV-boards in position, such that the connectors of the LV-boards fit with the connectors of the MCM-boards. The open structure on top and bottom will provide some access during the mounting procedure. The LV-board has to be cooled but the design of the cooling system still has to be discussed.




Figure 11: *First ideas on mechanics.*

## 11 Experience so far

The SALTRO16-chip does not provide an ideal solution for our application and has led to several cumbersome compromises in the PCB design. The disadvantages of the SALTRO-based system are for example the numerous connectors that are needed to link the various subsystems, the many voltage levels, which have led to a clumsy voltage supply system, and the many chip configurations that have to be set externally.

Since it is not likely that a final readout chip will be developed within the next years, further improvements of the PCB design have to be based on the SALTRO16-chip. Using novel techniques in PCB design, including 3D mounting of chips and possibly HDI (High Density Interconnect) technology, it will still be possible to construct front-end electronics that meets the requirements of small pad sizes. However, the SALTRO16 chip can not constitute the final solution due to the insufficient sampling depth.

## 12 Summary and next steps

The Test Set-Up for testing SALTRO16-chips, mounted on Carrier Boards, is assembled and ready for tests of the chips.

Three Carrier Boards with bonded chips have been produced, although the application of the epoxy layer is still missing, due to unexpected problems. As this problem is eliminated and the top side is completely ready, tinballs are going to be applied on the bottom side and tests can start.

A mock-up system with dummy Carrier-, MCM- and adaptor boards will be produced in order to test

the soldering procedure and verify that the various parts fit together.  
The final MCM-board is being redesigned using the HDI (High Density Interconnect) technology.  
The design of the final LV-board can only be completed as the layout of the cooling pipes has been decided on and the dimensions of the mechanical support structure are settled.  
Further development of the firmware for the CPLD and the SRU will be performed by Brussels and Wuhan. In Lund the software for the DAQ will be written and tests of the full readout chain performed.  
An Ethernet based DAQ system will be developed and integrated in the common DAQ.  
All these activities are going on in parallel.